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Most consumer electronics perform specific Dig-
ital Signal Processing computations. They re-
quire the system to consume low power , have
a real-time response and provide high I/O per-
formance. These needs of the consumer elec-
tronics market have driven the development of
programmable Digital Signal Processors (DSPs)
with architectural features that increase perfor-
mance and reduce power for specific applica-
tions over general purpose processors. Compa-
nies such as Texas Instruments, Agere Systems,
Analog Devices and Motorola have developed a
wide variety of programmable DSPs to cater to
these needs of the ever growing market.
This report is an attempt to summarize the
different features of the in-numerous DSP archi-
tectures available in the market today, broadly
classifying them as Enhanced Harvard , Very
Long Instruction Word (VLIW) and Parallel /
Multi-core.
2 Introduction
A Digital Signal Processor (DSP) is a specialized
microprocessor designed specifically for a digi-
tal signal processing application performing real
time computing [10].
The typical features that characterize a DSP
include real time computing, high performance
with streaming data, low power consumption
and single cycle execution of many complex nu-
merical computations. Some of the architectural
features that help realize these features are the
presence of separate data and program memo-
ries, special instructions to speed up computa-
tion, direct memory access support , Analog to
Digital and Digital to Analog converters, floating
point unit integrated directly into the data path,
pipelined architectures, highly parallel accumu-
lators and multipliers, special looping hardware
that does low or zero overhead looping, memory
address calculation unit to name a few.
A wide variety of DSPs exist in the market
today providing different performance and fea-
tures, each suited for a different task. The price
of DSPs can range from about USD $1.5 to USD
$300
3 DSPs versus ASICs
Many products that are implemented using pro-
grammable Digital signal Processors (DSPs) can
be implemented using Application Specific Inte-
grated Circuits(ASICs). ASICs provide more ef-
ficient hardware utilization because they include
only what the end system designer needs, but we
prefer DSPs for many applications as they have
the following advantages [9]
• Programmability DSPs provide a fully
debugged hardware platform along with de-
velopment tools such as compilers, profilers
and high-level language debugger. Hence,
they can be programmed easily and don’t
have a design cycle as long as that of the
ASICs. Also if any bug is discovered at a
later stage of design a software patch can
be provided to fix it, where as this flexibil-
ity is not possible for ASICs. Various DSPs
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can easily be reconfigured to execute differ-
ent functions.
• Low Power Consumption Many DSP ap-
plications are used in hand held mobile de-
vices where low power consumption is an
essential need. Power minimization tech-
niques have been efficiently implemented in
many DSPs. DSP manufacturers provide
power down modes and sleep modes. With
the advancements in Integrated Circuit (IC)
technology, the supply voltages are decreas-
ing thereby reducing the power consump-
tion.
• High Performance and I/O Many sig-
nal processing applications need very high
million instructions per second (MIPS) rate.
As DSPs are designed to perform compu-
tation intensive digital signal processing al-
gorithms they provide high performance.
The development of parallel, VLIW and en-
hanced harvard DSP architectures boost the
performance too. Hence we are able to
sustain the performance needs of consumer
electronics in DSPs.
• Reduced Cost History shows that the
DSP unit pricing falls about two orders of
magnitude every decade.
• Reduced Form Factor The form factor of
DSPs is reduced in two ways. First, devel-
opment of customizable DSPs reduces sys-
tem component count. Second, innovative
packaging techniques help reduce the size of
DSPs.
• On-chip Memory With the advancement
in IC technology the size of on-chip memory
is continuously increasing. More memory
on-chip increases the processing power of
DSPs. Also as the on-chip memory is Static
RAMs, the power dissipation is a function
of the number of accesses to it only. In-
creasing on-chip memory does not increase
power dissipation but helps increase pro-
cessing power. Increase in processing power
favors integration of number of signal pro-
cessing applications on one chip thereby sat-
isfying some of the needs of consumer elec-
tronic market.
Also it is to note that improvements in IC tech-
nology help all the above factors.
4 Applications
Programmable DSPs are predominantly used in
consumer electronics. A broad range of their ap-
plications include [7]:
• Audio applications such as digital hearing
aids , digital radio , mp3 players/recorders
and portable media players.
• Communication and Telecom applica-
tions such as modems, routers, bluetooth
headsets , cell phones, IP phones, power line
communications and servers.
• Computer Peripherals such as finger-
print biometrics, USB phones, USB speak-
ers and Wireless LAN Cards.
• Consumer Electronics such as DVD
players, digital set-top-box, digital still cam-
eras, digital video recorders, microwave
ovens, notebook PCs, personal digital as-
sistant, refrigerators, LCD and digital tele-
visions, portable DVD players and washing
machines.
• Industrial Applications such as meteoro-
logical equipment, navigation devices such
as global positioning system (GPS) and var-
ious temperature sensors.
• Medical equipment such as blood pres-
sure monitors, electrocardiograms (ECG),
magnetic resonance imaging (MRI),
portable blood gas analyzer and ultrasound
system
• Security Systems such as surveillance
cameras and smoke detectors
• Space and Defense systems such as
radar/sonar and military imaging.
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5 DSPs in the 1980’s
In the 1980’s DSPs were characterized by the
time they took to perform the Multiply Accu-
mulate operation [8]. They were able to per-
form real time voice but could not process real
time video. Compiler tools for these processors
were being developed and were not as powerful
as present day.
The next two subsections describe briefly the
features present in two DSPs that were used ex-
tensively two decades ago.
5.1 TMS320C25
This is one of the early DSPs launched by Texas
Instruments in the 1980’s [6]. It had an in-
struction cycle time of 80ns. It had 544 words
on-chip data RAM, 4K words on-chip program
ROM, 128K words of data/program space, 32 bit
ALU/Accumulator, 16X16 bit multiplier with 32
bit product, support for repeat instructions, se-
rial port for direct codec interface, synchroniza-
tion input for synchronous multiprocessor config-
urations, wait states for communication to slow
off chip memories, on-chip timer for control op-
erations, single 5V power supply using Com-
plementary Metal-oxide-semiconductor (CMOS)
technology. The block diagram of the same is
shown in figure 1.
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Key Features: TMS32020
• 200-ns Instruction Cycle Time
• 544 Words of On-Chip Data RAM
• 128K Words of Total Data/Program
Memory Space
• Wait States for Communication to Slower Off-Chip
Memories
• Source Code Compatible With the TMS320C1x
• Single-Cycle Multiply/Accumulate Instructions
• Repeat Instructions
• Global Data Memory Interface
• Block Moves for Data/Program Management
• Five Auxiliary Registers With Dedicated
Arithmetic Unit
• Serial Port for Multiprocessing or Interfacing
 to Codecs, Serial Analog-to-Digital
 Converters, etc.
Key Features: TMS320C25, TMS320C25-50, TMS320E25
• 80-ns Instruction Cycle Time (TMS320C25-50)
• 100-ns Instruction Cycle Time (TMS320C25)
• 4K Words of On-Chip Secure Program EPROM
(TMS320E25)
• 4K Words of On-Chip Program
ROM (TMS320C25)
• 544 Words of On-Chip RAM
• 128K Words of Total Program/Data
Memory Space
• Wait States for Communications to
Slower Off-Chip Memories
• Object-Code Compatible With the TMS32020
• Source-Code Compatible With TMS320C1x
• 24 Additional Instructions to Support
Adaptive Filtering, FFTs, and
Extended-Precision Arithmetic
• Block Moves for Data/Program Management
• Single-Cycle Multiply/Accumulate Instructions
• Eight Auxiliary Registers With Dedicated
Arithmetic Unit
• Bit-Reversed Indexed-Addressing Mode for
 Radix-2 FFTS
• Double-Buffered Serial Port
• On-Chip Clock Generator
• Single 5-V Supply
• NMOS Technology
• 68-Pin Grid Array (PGA) Package
• On-Chip Clock Generator
• Single 5-V Supply
• Internal Security Mechanism (TMS320E25)
• 68-to-28 Pin Conversion Adapter Socket
• CMOS Technology
• 68-Pin Grid Array (PGA) Package
(TMS320C25)
• 68-Lead Plastic Leaded Chip Carrier (PLCC)
Package (TMS320C25, TMS320C25-50)












































This one is a member of Motorola’s family
of HCMOS, low-power, general purpose DSPs
launched in the 1980’s [1]. It featured 512 words
of full speed on-chip RAM (PRAM) memory,
two 256 word data RAMs, two preprogrammed
data ROMs and special on-chip bootstrap hard-
ware to perform convenient loading of user pro-
grams into the program RAM. The core of the
processor has three 24-bit execution units op-
erating in parallel, the data ALU, the address
generation unit, and the program controller. It
has MCU style on-chip peripherals, program and
data memory, as well as memory expansion port.
It featured microprocessors (MPU) style pro-
gramming model and no-overhead DO instruc-
tion and REPEAT instructions.
It achieved 16.5 MIPS at 33MHz clock and was
suited for communication , high speed control ,
numeric processing, computer and audio appli-
cations. The WAIT instruction could be used
to shut off certain parts of the central processor
and the STOP instruction halted the internal os-
cillator.These instructions helped to achieve low
power. The block diagram of the architecture is


















































































Figure 1. DSP56001 Block Diagram
In the USA:
For technical assistance call:
DSP Applications Helpline (512) 891-3230
For availability and literature call your local Motorola Sales Office or Authorized Motorola Distributor.
For free application software and information call the Dr. BuB electronic bulletin board:
9600/4800/2400/1200/300 baud 
(512) 891-3771
(8 data bits, no parity, 1 stop)
In Europe, Japan and Asia Pacific
Contact your regional sales office or Motorola distributor.
Figure 2: DSP56001
Both these processors are not in production
anymore.
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6 Case Studies of Present DSP
From the early DSPs of 1980’s DSPs have de-
veloped to be almost like mini micro-processors.
The sections below present case studies of three
DSPs developed recently.
6.1 Very Long Instruction Word
(VLIW)-TMS320C6424
This is one of TI’s highest performing fixed-point
VLIW architecture in 2007 [3]. Some of its fea-
tures include the following.
• ∼2ns instruction cycle time , 400-600 MHz
clock rate, 3200-4800 MIPS
• Eight 32-bit instructions per cycle
• Eight highly independent functional units,
six ALUs (32-/40 Bit), each supports single
32 bit, dual 16-bit or quad 8-bit arithmetic
per clock cycle. Two multipliers support
four 16X16 bit multipliers (32-bit results)
per clock cycle or eight 8X8 bit multipliers
(16 bit results) per clock cycle.
• Load store architecture with non-aligned
support
• 64 32-bit general purpose registers
• Instruction packing reduces code size
• All instructions are conditional
• Enhanced features include protected mode
operation , exceptions support for error de-
tection and program redirection and hard-
ware support for modulo loop operation
• Instruction set features include compact 16-
bit instructions , instructions to support
complex multiplications , byte addresability,
8-bit overflow protection, bit field extract ,
set , clear.
• It has a L1/L2 memory architecture. 32KB
L1 program RAM/cache , 80KB L1 data
RAM/cache and 128KB L2 unified mapped
RAM/Cache.
• Supports both Little Endian and Big En-
dian
• 32-bit DDR2 SDRAM memory controller,
supports upto 333MHz (data rate) bus and
interfaces to DDR2-400 SDRAM
• Asynchronous 16-bit wide external memory
interfaces with upto 128MB address reach
and flash memory interfaces
• Enhanced Direct Memory Access (DMA)
controller (64 independent channels)
• Two 64-bit general purpose timers (Each
configurable as two 32-bit timers)
• 64-bit watch dog timer
• JTAG , Ethernet MAC, UARTs, telecom in-
terfaces, 16-bit host port interface, periph-
eral component interconnect (PCI)
• On-chip ROM bootloader
• Individual power savings mode
The functional block diagram of the same is
shown in Figure 3
www.ti.com















































Fixed-Point Digital Signal Processor
SPRS347B–MARCH 2007–REVISED NOVEMBER 2007
Figure 1-1 shows the functional block diagram of the C6424 device.
Figure 1-1. TMS320C6424 Functional Block Diagram
TMS320C6424 Fixed-Point Digital Signal Processor4 Submit Documentation Feedback
Figure 3: TMS320C6424
Applications of this DSP include Telecom, Au-
dio and Industrial Applications.
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Figure 1. Block Diagram Showing Data PathsFigure 4: SMJ320C80
6.2 Parallel / Multi-core DSPs -
SMJ320C80
SMJ320C80 is a Multi-core DSP built by Texas
Instruments in Late 1990’s [2]. The features of
this Multicore Digital Signal Processor include
the following.
• Single-Chip Parallel Multiple Instruc-
tion/Multiple Data (MIMD) Digital Signal
Processor.
• More than 2 billion RISC Equivalent oper-
ations per second.
• The master processor is a 32-bit reduced
instruction set computing processor having
IEEE-754 floating point capability. It has
4KB instruction cache and 4KB data cache
• The four parallel processors have 32-bit
advanced DSPs , 64-bit opcode provides
many parallel operations per cycle. Each of
the parallel processors has 2KB instruction
cache and 8KB data RAM.
• The Transfer Controller present is capable
of doing 64-bit data transfers , at up to
400 Megabytes per second (Mbps) transfer
rate. It supports 32-bit addressing with di-
rect DRAM/VRAM interface
• The Video Controller present provides video
timing and video random access memory
(VRAM) control. It has a dual-frame timers
for two simultaneous image capture and / or
displays.
• It supports both big endian and little endian
operations
• 50KB on-chip RAM
• 4GB address space
• 20ns instruction cycle time
• 3.3V operation
• IEEE standard 1149.1 test access port
(JTAG).
The functional block diagram for the same is
shown in Figure 4
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6.3 Enhanced Harvard -
TMS320VC5510
The TMS320C5X series of DSPs developed by
Texas Instruments belong to the enhanced har-
vard architecture [4] family. Some of its features
include the following.
• High performance and low power fixed point
DSP
• 5-6.25 ns instruction cycle time , 160-200
MHz clock rate
• One or two instructions executed per cycle
• Dual multipliers that can give up to 400 mil-
lion multiply accumulates per second
• Two arithmetic / logic units
• One internal program bus
• Three internal data / operand read buses
• Two internal data / operand write buses
• 24KB instruction cache
• 160K X 16-bit on-chip RAM composed of
eight blocks of 4K X 16-bit dual access RAM
and 32 blocks of 4K X 16-bit single access
RAM
• 16K X 16-bit maximum addressable exter-
nal memory space
• 32-bit external memory interface with
glue-less interface to asynchronous static
RAM , asynchronous EPROM, synchronous
DRAM, synchronous burst SRAM
• Programmable low-power control of six de-
vice functional domains
• On-chip peripherals include two 20-bit
timers , six-channel direct memory access
controller , three multichannel buffered se-
rial ports, 16-bit parallel enhanced host
port interface, programmable digital phase-
locked loop (DPLL) clock generator and
eight general-purpose I/O (GPIO) pins ded-
icated general purpose outputs
• On-chip scan based emulation logic
• IEEE std 1149.1 (JTAG) boundary scan
logic
• 3.3V I/O supply voltage
• 1.6V core supply voltage
The functional block diagram of this DSP is
shown in Figure 5
6.4 Observations
Digital Signal Processors have come a long way
from the time they have been first designed in
the 1980’s. We can see the advances broadly
categorized below.
• Processing power: From 80ns instruction
cycle and 15 MIPS to close to 2ns instruc-
tion cycle and 2 billion MIPS, the industry
has progressed a long way.
• Broader Application: In the 1980’s these
processors were mainly used for audio appli-
cations, but today we can find the DSPs in
almost every embedded application, ranging
from military applications to medical imag-
ing.
• Functional Units: Early 80’s had one ac-
cumulator and one multiplier / ALU on one
DSP core. Today’s DSP’s integrate several
functional units on one chip.
• Architectural Features: Most of the
early DSPs followed harvard architecture.
Today’s DSPs have features , such as
pipelining, multi-cores and VLIW execu-
tion.
• Interfaces: Early DSPs provided only se-
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While great battery l i fe and cool  features such as MPEG4 and MJPEG wil l  get you a long 
way,  they can only get you so far.  In order to sustain a product in the market,  you need to be 
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Figure 6: Block diagram of the audio system
7 Application MP3
Player/Recorder
This section presents description of a system that
uses a DSP. The application that is describes is
the MP3 player and recorder by Texas Instru-
ments [5]. The block diagram of this system is
shown in Figure 6.
The TMS320VC5X (Enhanced Harvard) can
be used in this system. It performs audio/encode
functions, executes post-processing algorithms
like equalizing and bass management and system
related tasks like file management and the user
interface control. The memory stores executing
code and data/parameters. The peripheral in-
terface allow users to control I/Os and display.
The audio CODEC interfaces with the phone
lines, audio input, microphone, headphone and
speaker for digitizing the audio in the DSP. The
power unit converts the battery power to run
various functional blocks. Optional interfaces
like XM connect and pl y nd NTSC Enc TV
o t and FM tuner can be provided.
.
8 Conclusions
DSPs differ from microprocessors in a number
of ways. Microprocessors are typically built for
a range of general purpose functions, and nor-
mally run large blocks of software, such as oper-
ating systems like Windows or UNIX. Although
today’s microprocess s, including the popular
and well-known Pentium family, are extremely
fast–as fast or faster than some DSPs–they are
still not often called upon to perform real-time
computation or signal processing. Usually, their
bulk processing power is directed more at han-
dling many tasks at once, and controlling huge
amounts of memory and data, and controlling a
wide variety of computer peripherals. Micropro-
cessors such as Pentiums are notorious for their
size, cost, and power consumption to achieve
their muscular performance, whereas DSPs are
more dedicated, performing a smaller range of
functions at lightning speed, yet less costly and
requiring much less size and power consumption
to achieve their purpose.
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